CHAPTER 5 – MOS FIELD-EFFECT TRANSISTORS

- 5.1 The MOS capacitor
- 5.2 The enhancement-type N-MOS transistor
- 5.3 I-V characteristics of enhancement mode MOSFETS
- 5.4 The PMOS transistor and CMOS technology
- 5.5 MOS logic circuits
- **5.6 Some other considerations on MOSFETs**

The "ideal" two-terminal MOS structure



The "ideal" two-terminal MOS structure



The "ideal" two-terminal MOS structure





Carrier concentration along x for $\phi_S > 0$ ($Q_S < 0$) p and n vary along x according to Boltzmann statistics $p = p_o e^{-\phi/\phi_i} = N_A e^{-\phi/\phi_i}$ $n = n_o e^{\phi/\phi_i} = \frac{n_i^2}{N_A} e^{\phi/\phi_i}$ e potential (gnd) $\begin{bmatrix} p = N_A \\ n = n_i^2 / N_A \end{bmatrix}$

The flat-band voltage (V_{FB})

The flat-band voltage is the gate-to-bulk voltage required to impose $\phi_S = 0$ (and $Q_S = 0$). When $V_{GB} = V_{FB}$ silicon is neutral everywhere.

$$V_{FB} = V_{GB} \Big|_{\phi_s = Q_s = 0}$$

Why is the flat-band voltage not equal to zero?

1. Charges inside the insulator and at the semiconductor-insulator interface

2. Contact potential between the gate and the semiconductor substrate

The flat-band voltage (V_{FB})

The effect of contact potential and oxide charges can be counterbalanced by applying a gate-bulk voltage called the flat-band voltage V_{FB} .



Regions of operation of the MOSFET: Accumulation (p-substrate)



$$V_{GB} < V_{FB}$$

$$\phi_s < 0$$

$$Q_s > 0$$

Holes + accumulate in the p-type semiconductor surface



Regions of operation of the MOSFET: Depletion (p-substrate)



 $V_{GB} > V_{FB}$ $\phi_s > 0$ $Q_s < 0$

Holes evacuate from the P semiconductor surface and acceptor ion charges – become uncovered

Depletion (p-substrate)







Regions of operation of the MOSFET -Inversion (p-substrate): $\phi_s > \phi_F \quad \phi_F$ is the Fermi potential



Introduction to Microelectronics

$$p = N_a e^{-\frac{q\phi(x)}{kT}}$$
$$n = \frac{n_i^2}{N_a} e^{\frac{q\phi(x)}{kT}}$$

$$n\left(\phi=\phi_{F}\right)=n_{i}=\frac{n_{i}^{2}}{N_{a}}e^{\frac{q\phi_{F}}{kT}}\rightarrow\phi_{F}=\frac{kT}{q}\ln\frac{N_{a}}{n_{i}}$$

The semiconductor operates in inversion when $\phi_S > \phi_F$

For $\phi > \phi_F$ the concentration of minority carriers (*n*) at the semiconductor-oxide interface becomes higher than that of majority carriers (*p*); the semiconductor operates in the inversion region **Strong inversion :** the concentration of minority carriers (*n*) becomes higher than that of holes (majority carriers) deep in the bulk



 $p = N_a e^{\frac{-q\phi(x)}{kT}}$ $n = \frac{n_i^2}{N_a} e^{\frac{q\phi(x)}{kT}}$ $n = \frac{q\phi(x)}{N_a} e^{\frac{q\phi(x)}{kT}}$

$$n = N_a = \frac{n_i^2}{N_a} e^{\frac{q\varphi}{kT}} \rightarrow \phi = 2\frac{kT}{q} \ln \frac{N_a}{n_i} = 2\phi_F$$

The semiconductor operates in strong inversion when $\phi_S > 2\phi_F$

Operating regions of the MOSFET: Summary



Threshold voltage V_T (for strong inversion)

Gate voltage for which $\phi_s = 2\phi_F$

$$V_T = V_{GB} \Big|_{\phi_s = 2\phi_F} \cong V_{FB} + 2\phi_F + \gamma \sqrt{2\phi_F}$$

$$Q_D \cong -qN_A x_d = -\sqrt{2q\mathcal{E}_s N_A \phi_s} = -\gamma C_{ox} \sqrt{2\phi_F}$$

$$\gamma = \sqrt{2q\varepsilon_s N_A} / C_{ox} \longrightarrow$$
 Body effect factor

 $Q_N = -C_{ox} \left(V_{GB} - V_T \right)$



Small-signal equivalent circuit of the MOS capacitor in weak inversion



In weak inversion $Q_N/Q_D <<1$

$$C_{s} = -\frac{dQ_{s}}{d\phi_{s}} = -\frac{d\left(Q_{D} + Q_{N}\right)}{d\phi_{s}} \cong -\frac{dQ_{D}}{d\phi_{s}} = C_{d}$$

C_d: depletion capacitance



 V_{GB}

Weak inversion model of the MOS device



n (slope factor), a dimensionless factor, is a function of ϕ_s , but let us assume it is a constant.

$$\frac{d\phi_s}{dV_{GB}} = \frac{C_{ox}}{C_{ox} + C_d} = \frac{1}{n} \quad (I)$$

Integrating (I) between ϕ_s and $\phi_s = 2\phi_F$ ($V_{GB} = V_T$) leads to

$$\phi_s = 2\phi_F + \frac{1}{n} (V_{GB} - V_T)$$



Note: The symbol *n* has been used for both electron concentration and slope factor.

Introduction to Microelectronics

5.2 The Enhancement-Type NMOS Transistor





Energy barrier at source controlled by both source and gate voltages

Energy barrier at drain controlled by both drain and gate voltages

3D FinFET New Structure Rejuvenates Transistor! Dr. Chenming Hu University of California Berkeley http://www.eecs.berkeley.edu/~hu/

http://www.synopsys.com/Community/SNUG /Silicon%20Valley/Pages/snug-2012-keynote-3d-finfet.aspx



MOSFET I-V RELATIONSHIP



5.4 The PMOS Transistor



5.4 The CMOS Technology



25

5.6 MOS logic circuits: the ideal inverter



Define *switching point* or *logic threshold* :

• $V_M \equiv$ input voltage for which $V_{OUT} = V_{IN}$

MOS logic circuits: the real inverter



The CMOS Inverter-I



(a) CMOS inverter uses one NMOS and one PMOS transistor(b) Simplified model for the CMOS logic gate

The CMOS Inverter-II





The CMOS inverter: VTC and dc current

Impact of Process Variations



Process variations are electrically modeled through variations of parameters (V_T, k_p, k_n, etc...)

Introduction to Microelectronics

31

Dynamic Operation of the CMOS Inverter -1



High-to-low output transition in a CMOS inverter

Low -to- high output transition in a CMOS inverter

C: load capacitance + interconnect capacitance + parasitic capacitance of the inverter

Dynamic Power Dissipation in CMOS Gates - 1



What is the energy dissipation for changing v_0 from 0 to V_{DD} and back to 0?

The energy dissipation in M_P when v_0 changes from 0 to V_{DD} is

Assumptions: Step v_i, constant C

$$E (M_{p}) = \int v(M_{p}) i(M_{p}) dt = \int (V_{DD} - v_{o}) dq$$
$$E (M_{p}) == C \int_{0}^{V_{DD}} (V_{DD} - v_{o}) dv_{o} = C V_{DD}^{2}/2$$
$$E_{c} = C V_{DD}^{2}/2$$

The energy stored in C when $v_0 = V_{DD}$ is

• Dynamic Power Dissipation in CMOS Gates - 2



The energy dissipation in $M_{\rm N}$ when v_o changes from $V_{\rm DD}$ to 0 equals the energy stored in the capacitor before discharging it

$$E(M_N) = \int v(M_N) i(M_N) dt = \int_{V_{DD}}^{0} -v_o C dv_o = \frac{C V_{DD}^2}{2} = E_C$$

When the operation of charging and discharging the capacitor is repeated each T seconds (or f times per second), the power dissipation is

In general, the average dynamic power dissipation is

$$P = af C V_{DD}^2$$

a is the switching activity factor

Introduction to Microelectronics

 $P = \frac{C V_{DD}^{2}}{T} \quad P = f C V_{DD}^{2}$



NAND de 2 entradas



Introduction to Microelectronics

vo
The complete I-V relationship of the MOSFET (strong and weak inversion)



Ion-Implanted Complementary MOS Transistors in Low-Voltage Circuits

RICHARD M. SWANSON, MEMBER, IEEE, AND JAMES D. MEINDL, FELLOW, IEEE





Prof. James Meindl: Theoretically, the minimum supply voltage for a CMOS inverter is 2 (ln2) (kT/q) = 36 mV at room temperature (IEEE JSSC, 2000)



- Interface between designer and process engineer
- Guidelines for constructing process masks
- Unit dimension: Minimum line width
 - » scalable design rules: lambda parameter
 - » absolute dimensions (micron rules)

CMOS Process Layers

Layer	Color	Representation
Well (p,n)	Yellow	
Active Area (n+,p+)	Green	
Select (p+,n+)	Green	£
Polysilicon	Red	
Metal1	Blue	
Metal2	Magenta	
Contact To Poly	Black	
Contact To Diffusion	Black	
Via	Black	

Intra-Layer Design Rules



Transistor Layout



Via's and Contacts





CMOS Inverter Layout



45





Series-parallel association of MOSFETs



Regenerative Property



Regenerative Property



A chain of inverters







REFERENCES

- R. F. Pierret, *Field Effect devices*, 2nd ed., Addison-Wesley, 1990.
- Y. Tsividis, *Mixed Analog-Digital VLSI Devices and Tecnology*, World Scientific, 1996.
- C. Galup-Montoro and M. C. Schneider, *MOSFET Modeling for Circuit Analysis and Design*, World Scientific, 2007.
- M. C. Schneider and C. Galup-Montoro, *CMOS Analog Design Using All-Region MOSFET Modeling*, Cambridge, 2010.
- R. Howe, and C. Sodini. *Microelectronics: An Integrated Approach*. Prentice Hall, 1996.
- J. Rabaey, A. P. Chandrakasan, B. Nikolić, *Digital Integrated Circuits: A Design Perspective,* Pearson Education, 2003.
- L. A. Pasini Melek, Operação de Circuitos Lógicos CMOS de (ultra)-baixo consumo, Dissertação de mestrado, UFSC, 2004.

Example: oxide capacitance

- (a) Calculate the oxide capacitance per unit area for t_{ox} = 5 and 20 nm. The permittivity of silicon oxide is ε_{ox} = 3.9 ε_0 . ε_0 = 8.85·10⁻¹⁴ F/cm is the permittivity of free space.
- (b) Determine the area of a 1pF metal-oxide-metal capacitor for the two oxide thicknesses given in (a).
- (c) Determine the gate charge/unit area in C/cm² and the number of elementary charges/ μ m² of the 1 pF capacitor for V_G - ϕ _S =1 V

Answer: (a) $C_{ox} = 690 \text{ nF/cm}^2 = 6.9 \text{ fF/}\mu\text{m}^2$ for $t_{ox}=5 \text{ nm}$ and $C_{ox} = 172 \text{ nF/cm}^2 = 1.7 \text{ fF/}\mu\text{m}^2$ for $t_{ox}=20 \text{ nm}$. (b) The capacitor areas are 145 and 580 μm^2 for oxide thicknesses of 5 and 20 nm, respectively. (c) $0.69 \cdot 10^{-6}$ and $0.43 \cdot 10^5 / \mu\text{m}^2$ for capacitor area of 145 μm^2 and $0.17 \cdot 10^{-6}$ and $0.11 \cdot 10^5 / \mu\text{m}^2$ for capacitor area of 580 μm^2 .



Assume that the electron concentration is $n = 10^{16} \text{ cm}^{-3}$, L=W=1 um, t=0.1 um

- (a) Calculate the volumetric charge density
- (b) Calculate the total number of electrons and the corresponding charge inside the volume
- (c) Calculate the (areal) charge density seen from the z-direction

Answer: (a) ρ = -1.6 10⁻³ C/cm³ (b) Number of electrons = 10³, charge = -1.6 x 10⁻¹⁶ C (c) charge density Q_n= -1.6 x 10⁻⁸ C/cm².

The flat-band voltage (V_{FB})

1. Charges inside the insulator and at the semiconductorinsulator interface induce a semiconductor charge at zero bias.



The flat-band voltage (V_{FB})

2. In equilibrium (with the two terminals shortened), the contact potential between the gate and the semiconductor substrate of the MOS induces charges in the gate and the semiconductor for $V_{GB}=0$.



55

Example: flat-band voltage

(a) Determine the expression for the flat-band voltage of n⁺ polysilicon-gate on p-type silicon (b) Calculate the flat-band voltage for an n⁺ polysilicon-gate on p-type silicon structure with $N_A = 10^{17}$ atoms/cm³.

Answer: (a) In equilibrium, by analogy with an n⁺ p junction, the potential of the n⁺-region is positive with respect to that of the p-region. The flat-band condition is obtained by applying a negative potential to the n⁺ gate with respect to the p-type semiconductor of value



Example: threshold voltage

Estimate V_T for an n-channel transistor with n⁺ polysilicon gate, $N_A=10^{17}$ atoms/cm³ and $t_{ox}=5$ nm.

Answer: The flat-band voltage (slide 12) is -0.98 V; $\phi_F=0.419$; $C_{ox}=690$ nF/cm². The body-effect factor is $\gamma = \sqrt{2q\varepsilon_s N_A} / C_{ox} = 0.264 \sqrt{V}$

 $V_T \cong V_{FB} + 2\phi_F + \gamma \sqrt{2\phi_F} = -0.98 + 0.838 + 0.264\sqrt{0.838} = 0.1$ V

For this low value of the threshold voltage, the off-current (for $V_{GS}=0$) is too high for digital circuits (see subthreshold leakage).

Solution to control the magnitude of the threshold voltage



Exact relationship between surface potential and applied gate voltage V_G for the MOS capacitor



Threshold voltage V_T (for strong inversion)



59

Threshold voltage (for strong inversion)

At threshold we can neglect the inversion charge

$$\phi_{s} = 2\phi_{F} \qquad Q_{N} \text{ compared with the depletion charge } Q_{D}$$

$$Q_{S} = Q_{N} + Q_{D} \cong Q_{D}$$

$$Q_{S} = Q_{N} + Q_{D} \cong Q_{D}$$
Recalling that

$$V_{GB} - V_{FB} = \phi_{s} - \frac{Q_{S}}{C_{ox}} \cong \phi_{s} - \frac{Q_{D}}{C_{ox}}$$
and solving for Q_{D}

$$\rho \cong -qN_{A}; \frac{dE}{dx} = \frac{\rho}{\varepsilon_{s}} \text{ with } E(x_{d}) = 0 \rightarrow E = \frac{qN_{A}}{\varepsilon_{s}}(x_{d} - x)$$
(depletion approx.)

$$E = -\frac{d\phi}{dx} \text{ with } \phi(x_{d}) = 0 \rightarrow \phi(x) = \frac{qN_{A}}{2\varepsilon_{s}}(x_{d} - x)^{2} \implies \phi(x = 0) = \phi_{s} = 2\phi_{F} \rightarrow 2\phi_{F} = \frac{qN_{A}}{2\varepsilon_{s}}x_{d}^{2}$$

$$Q_{D} \cong -qN_{A}x_{d} = -\sqrt{2q\varepsilon_{s}N_{A}\phi_{s}} = -\gamma C_{ox}\sqrt{2\phi_{F}}$$
it follows that

$$V_{T} = V_{GB}|_{\phi_{s} = 2\phi_{F}} \cong V_{FB} + 2\phi_{F} + \gamma\sqrt{2\phi_{F}}$$

$$\gamma = \sqrt{2q\varepsilon_{s}N_{A}} / C_{ox} \longrightarrow \text{ Body effect factor}$$

MOSFET in subthreshold ($V_{GS} < V_T$) and linear region (low V_{DS})

MOSFET in strong inversion ($V_{GS} > V_T$) and linear region (low V_{DS})



MOSFET for $V_{GS} > V_T$ in the triode region

MOSFET for $V_{GS} > V_T$ in the saturation region





5.3 I-V Characteristics of Enhancement Mode MOSFETs

5.3 I-V Characteristics of Enhancement Mode MOSFETs



5.3 I-V Characteristics of Enhancement Mode MOSFETs



MOSFET current law -I

• Resistance of channel element of length Δy



MOSFET current law -II

 Ohm's Law applied to the channel element of width W and length dy

$$dV = dR_{ch}I_D \qquad dR_{ch} = -\frac{dy}{W\mu Q_N}$$
$$I_D dy = -W\mu Q_N dV$$

• Integrating the eq. above from source to drain

$$\int_{0}^{L} I_D dy = -\int_{0}^{V_{DS}} W \mu Q_N dV$$
$$I_D = -\frac{W}{L} \mu \int_{0}^{V_{DS}} Q_N dV$$

MOSFET current law -III



MOSFET current law -IV

Substituting the inversion charge density given by

$$Q_N = -C_{OX}(V_{GS} - V_T - V)$$
 in
 $I_D = -\frac{W}{L}\mu \int_0^{V_{DS}} Q_N dV$

it follows that

$$I_{D} = \frac{W}{L} \mu \int_{0}^{V_{DS}} C_{ox} (V_{GS} - V_{T} - V) dV$$
$$I_{D} = \frac{W}{L} \mu C_{ox} \left[(V_{GS} - V_{T}) V_{DS} - \frac{1}{2} V_{DS}^{2} \right]$$

Bulk effect

• We have neglected the variation of the depletion charge under the channel $V_{G} = V_{TD} + 1V$



• Including this effect reduces the drain current

$$I_D = \frac{W}{2Ln} \mu C_{ox} \left(V_{GS} - V_T \right)^2 \qquad \frac{C_{ox}}{C_{ox} + C_d} = \frac{1}{n}$$

Typical values of $n \sim 1.1$ to 1.5 *n* is a slight function of V_G

The output characteristics of the MOSFET in saturation



Channel length modulation


Summary of DC equations for the MOSFET



nMOS Inverter Circuit-I



nMOS Inverter Circuit-II





CMOS INVERTER LOGIC THRESHOLD-I



At $V_{\rm M}$ both transistors are saturated

$$I_{Dn} = \frac{W_n}{2L_n} \mu_n C_{ox} \left(V_M - V_{Tn} \right)^2$$

$$I_{Dp} = \frac{W_{p}}{2L_{p}} \mu_{p} C_{ox} \left(V_{DD} - V_{M} + V_{Tp} \right)^{2}$$

CMOS INVERTER LOGIC THRESHOLD-II



CMOS INVERTER LOGIC THRESHOLD-III

Symmetric case
$$V_{Tp} = -V_{Tn}$$
 $k_p = k_n$ $V_M = \frac{V_{DD}}{2}$
This implies $\frac{W_p}{L_p} \cong 2\frac{W_n}{L_n}$
Asymmetric cases
 $k_n \gg k_p$ \longrightarrow $V_M \cong V_{Tn}$
 $k_n << k_p$ \longrightarrow $V_M \cong V_{DD} + V_{Tp}$



Experimental Results NAND-2

DC Transfer Curve TSMC 0.35µm Technology



• Dynamic Operation of the CMOS Inverter - 2

High-to-low output transition $\boldsymbol{R} = \frac{\boldsymbol{V}_{DSsat}}{\boldsymbol{I}_{M}}$ in a CMOS inverter Approximation as a linear resistor i_D $V_{DD} = 5 V$ I_{M} $V_i = V_{DD}$ M $v_{O}^{}(0+) = 5V$ v _I = 5 V v I v_o \cap V_{DSsat} V_{DD} V₀ M _N M _N С ~ 0 (b) (a) T_0 0 + 5V + 5V $v_o \simeq V_{DSsat} \exp{\frac{-(t-T_0)}{RC}}$ 0 V -0 V 0 0 \rightarrow

 $\boldsymbol{T}_0 = \boldsymbol{C} \frac{\boldsymbol{V}_{DD} - \boldsymbol{V}_{DSsat}}{\boldsymbol{I}_M}$

Subthreshold Leakage Component



Leakage control is critical for low-voltage operation



Principles for Power Reduction

- Prime choice: Reduce voltage!
 - Recent years have seen an acceleration in supply voltage reduction
 - Design at very low voltages still open question (0.9.... 0.6... 0.1? V)
- Reduce switching activity
- Reduce physical capacitance



3D FinFET New Structure Rejuvenates Transistor! Dr. Chenming Hu University of California Berkeley http://www.eecs.berkeley.edu/~hu/

http://www.synopsys.com/Community/SNUG /Silicon%20Valley/Pages/snug-2012-keynote-3d-finfet.aspx





http://www.synopsys.com/Community/SNUG /Silicon%20Valley/Pages/snug-2012-keynote-3d-finfet.aspx