My Project  0.0.16
QUCS Mapping
 All Classes Namespaces Files Functions Variables Typedefs Enumerations Enumerator Friends Macros Pages
verilogfile.h
Go to the documentation of this file.
1 /***************************************************************************
2  verilogfile.h
3  -------------
4  begin : Sat Mar 31 2007
5  copyright : (C) 2007 by Stefan Jahn
6  email : stefa@lkcc.org
7  ***************************************************************************/
8 
9 /***************************************************************************
10  * *
11  * This program is free software; you can redistribute it and/or modify *
12  * it under the terms of the GNU General Public License as published by *
13  * the Free Software Foundation; either version 2 of the License, or *
14  * (at your option) any later version. *
15  * *
16  ***************************************************************************/
17 
18 #ifndef VERILOGFILE_H
19 #define VERILOGFILE_H
20 
21 #include "component.h"
22 
23 
25 public:
26  Verilog_File();
28  Component* newOne();
29  static Element* info(QString&, char* &, bool getNewOne=false);
30 
31  bool createSubNetlist(QTextStream *);
32  QString getErrorText() { return ErrText; }
33  QString getSubcircuitFile();
34 
35 protected:
36  QString verilogCode(int);
37  void createSymbol();
38  QString loadFile();
39 
40  QString ModuleName;
41  QString ErrText;
42 };
43 
45 public:
47  Verilog_File_Info(QString, bool isfile = false);
49  QString parsePorts(QString, int);
50 
51 public:
52  QString ModuleName;
53  QString PortNames;
54 };
55 
56 #endif