
Semiconductor Devices


THIRD EDITION

S. M. Sze and M. K. Lee

Chapter 7 MESFET and Related Devices


Figure 7.1.

(a) Perspective view of a metal-semiconductor contact fabricated by the planar process. (b) One-dimensional structure of a metal-semiconductor contact.



(a)

Shottky diode
Ohmic contact



(b)

Work function $\Phi = \text{vacu.} - E_F$

Figure 7.2.


(a) Energy band diagram of an isolated metal adjacent to an isolated n -type semiconductor under thermal nonequilibrium condition. (b) Energy band diagram of a metal-semiconductor contact in **thermal equilibrium**.

(E_f 相等, Vacu. 連續)


e 的 barrier $q\Phi_{Bn} = q(\Phi_m - X) \quad (1)$

h 的 barrier $q\Phi_{Bp} = E_g - q(\Phi_m - X) \quad (2)$

$$q(\Phi_{Bn} + \Phi_{Bp}) = E_g \quad (3)$$



(a)



(b)

Figure 7.3.
 Measured barrier height for metal-silicon and metal-gallium arsenide contacts.^{2,3}

$$V_{bi} = \Phi_{Bn} - V_n$$

由 V_{bi} 得知,
 可求 Φ_{Bn}

$$V_n = E_c - E_F$$




Figure 7.4.

Energy band diagrams of metal *n*-type and *p*-type semiconductors under different biasing conditions: (a) thermal equilibrium; (b) forward bias; and (c) reverse bias.


p+/n 公式

$$|E(x)| = \frac{qN_D}{\epsilon_{ss}}(W - x) = E_m - \frac{qN_D}{\epsilon_{ss}}x \quad (6)$$

$$W = \sqrt{\frac{2\epsilon_{ss}}{qN_D}(V_{bi} - V)} \quad (8)$$


V 為+, forward
-, reverse

Φ_{Bn} 皆不變




如同p⁺n diode

Surface states 影響 Φ_B



(a)



(b)

Figure 7.5. (a) Charge distribution and (b) electric-field distribution in a metal-semiconductor contact.

Figure 7.6.

1/C² versus applied voltage for W-Si and W-GaAs diodes.⁴

空間電荷

$$Q_{sc} = qN_D W = \sqrt{2q\epsilon_s N_D (V_{bi} - V)} \quad (9)$$

$$C = \left| \frac{\partial Q_{sc}}{\partial V} \right| = \sqrt{\frac{Q\epsilon_s N_D}{2(V_{bi} - V)}} = \frac{\epsilon_s}{W} \quad (10)$$


$$\frac{1}{C^2} = \frac{2(V_{bi} - V)}{q\epsilon_s N_D} \quad \text{可求 } V_{bi} \quad (11a)$$

$$\frac{-d(1/C^2)}{dV} = \frac{2}{q\epsilon_s N_D}$$

$$N_D = \frac{2}{q\epsilon_s} \left[\frac{-1}{d(1/C^2)/dV} \right] \quad (12)$$

$$\Phi_{Bn} = V_{bi} + V_n$$

可知



7.1.2 Current-Voltage Characteristics

型如 diode

電流大小正比邊界電子濃度




Figure 7.7. Current transport by the **thermionic emission process**.

(a) Thermal equilibrium; (b) forward bias; and (c) reverse bias.⁵

Figure 7.8.

Forward current density versus applied voltage of W-Si and W-GaAs diodes.⁴


$$|J_{m \rightarrow s}| = |J_{s \rightarrow m}| \propto n_s \quad (14)$$

$$|J_{m \rightarrow s}| = |J_{s \rightarrow m}| = C_1 N_C \exp\left[-\frac{q\Phi_{Bn}}{kT}\right] \quad (14a)$$

Forward bias VF 

$$n_s \cong N_D \exp\left[-\frac{q(V_{bi} - V_F)}{kT}\right] = N_D \exp\left[-\frac{q(\Phi_{Bn} - V_n - V_F)}{kT}\right]$$

$$= N_C \exp\left[-\frac{q(\Phi_{Bn} - V_F)}{kT}\right]$$



$$\begin{aligned}
J &= J_{s \rightarrow m} - J_{m \rightarrow s} \\
&= C_1 N_C \exp\left[-\frac{q(\Phi_{Bn} - V_F)}{kT}\right] - C_1 N_C \exp\left[-\frac{q\Phi_{Bn}}{kT}\right] \\
&= C_1 N_C^{-q\Phi_{Bn}/kT} (e^{qV_F/kT} - 1)
\end{aligned} \tag{16}$$

$$J = J_S (e^{qV/kT} - 1) \quad \begin{array}{l} V+, \text{ for.} \\ V-, \text{ rev.} \end{array} \tag{17}$$

$$J_S \equiv A^* T^2 e^{-q\Phi_{Bn}/kT} \tag{17a}$$

minority \rightarrow $J_{(P)} = J_{po} (e^{qV/kT} - 1)$ 很小 (18) metal 之 hole inj. 到 Si, E 向 metal.

$$J_{po} \equiv \frac{qD_P n_i^2}{L_P N_D} \tag{18a}$$

Shottky diode 為 unipolar!

ohmic Contact

Specific contact resistance

$$R_C = \left[\frac{\partial J}{\partial V} \right]_{V=0}^{-1} \quad \Omega \cdot \text{cm}^2 \quad \text{注意單位} \quad (19)$$

$$\rho_c = R_C \cdot A \quad R_C = \frac{\rho_c}{A}$$

只與材質有關!
 VLSI $\rightarrow A \downarrow \rightarrow R \uparrow$
 只要 $A \uparrow \rightarrow R \rightarrow 0$

由前可知

$$R_C = \frac{k}{qA * T} \exp\left[\frac{q\Phi_{Bn}}{kT} \right] \quad (20)$$

thermionic

$$I \sim \exp\left[-2W \sqrt{2m_n(q\Phi_{Bn} - qV) / h^2} \right] \quad (21)$$

若ND很大, W下降, 則tunneling為主

W代入, 可得 \longrightarrow

$$I \sim \exp\left[\frac{-C_2(\Phi_{Bn} - V)}{\sqrt{N_D}} \right] \quad (22)$$

High ND之Rc, tunneling為主

$$R_C \sim \exp\left[\frac{C_2\Phi_{Bn}}{\sqrt{N_D}} \right] \quad (23)$$

ND $\geq 1E19$, tunneling為主


ND $\leq 1E17$, thermoionic為主

Figure 7.9. Calculated and measured values of specific contact resistance. Upper inset shows the tunneling process. Lower inset shows thermionic emission over the low barrier.⁶

欲得小 R_c

Φ_{Bn} ↓

N_D ↑




tunneling

與 N_D indep
與 Φ_{Bn} dep.

Metal-Semiconductor junction


Figure 7.10.

(a) Perspective view of a metal-semiconductor field-effect transistor (MESFET). (b) Cross section of the gate region of a MESFET.



n-channel

(比p-channel 之 u 高)






Figure 7.10a
© John Wiley & Sons, Inc. All rights reserved.









Figure 7.10b
© John Wiley & Sons, Inc. All rights reserved.

Figure 7.11.

Variation of the depletion-layer width and output characteristics of a MESFET under various biasing conditions. $V_G = 0$

- (a) $V_G = 0$ and a small V_D .
- (b) $V_G = 0$ and a pinch-off.
- (c) $V_G = 0$ at post pinch-off ($V_D > V_{Dsat}$).
- (d) $V_G = -1V$ and a small V_D .




P 點電壓仍為 V_{Dsat}
壓降不變, I 不變.


Figure 7.12.

(a) Expanded view of the channel region.

(b) Drain voltage variation along the channel.



(a)



(b)






Figure 7.13. Normalized ideal current-voltage characteristics of a MESFET with $V_P = 3.2$ V.

Figure 7.14.


Comparison of I - V characteristics.

(a) Normally on MESFET.


(b) Normally off MESFET.



求 V_T , in sat.



(a)



(b)




Figure 7.15. The drift velocity versus the electric field for electrons in various semiconductor materials.




Figure 7.16
 © John Wiley & Sons, Inc. All rights reserved.

Figure 7.16. Perspective view of a conventional modulation-doped field-effect transistor (MODFET) structure.




Figure 7.17
 © John Wiley & Sons, Inc. All rights reserved.

Comparison of low-field electron mobility

Figure 7.18.
 Energy band diagrams for a normally-off MODFET at
 (a) thermal equilibrium, and
 (b) the onset of threshold.
 d_1 and d_0 are the doped and undoped regions,
 respectively.




Figure 7.19.
 Cutoff frequency versus channel or gate length for five different field-effect transistors.^{8,10}

