Semiconductor Devices THIRD EDITION

S. M. Sze and M. K. Lee

Chapter 5 MOS Capacitor and MOSFET

Copyright © 2012 by John Wiley & Sons, Inc. All rights reserved.



Figure 5.1. (*a*) Perspective view of a metal-oxide-semiconductor (MOS) diode. (*b*) Cross-section of an MOS diode.



Figure 5.2. Energy band diagram of an ideal MOS diode at V = 0.

$$p_p = n_i e^{(E_i - E_F)/KT}$$
⁽²⁾

$$n_p = n_i e^{(E_F - E_i)/KT}$$

$$E_{\text{F-E}i>0, n_p} \uparrow \uparrow$$
(3)

$$Q_{s} = Q_{n} - Q_{sc} = -qN_{A}W$$
⁽³⁾
^[3]
^[3]

Figure 5.3.

Energy band diagrams and charge distributions of an ideal MOS diode in (*a*) accumulation, (*b*) depletion, and (*c*) inversion cases.







p. 5 Variation of space-charge density in the semiconductor as a function of the <u>rface potential ψ_{ϕ} for a p-type silicon with $N_A = 4 \times 10^{15} \text{ cm}^{-3}$ at room temperature; ψ_{θ} the potential difference between the Fermi level and the intrinsic level of the bulk miconductor. (After Garrett and Brattain, Ref. 13.)</u>



Figure 5.4. Energy band diagrams at the surface of a *p*-type semiconductor.

$$\psi_s < 0$$

 $\psi_s = 0$ Accumulation of holes (bands bend upward) $\psi_s = 0$
 $\psi_B > \psi_s > 0$ Flat-band condition 在Si為平的
Depletion of holes (bands bend downward) $\psi_s = \psi_B$
 $\psi_s > \psi_B$ Midgap with $n_s = n_p = n_i$ (intrinsic concentration)
Inversion (bands bend downward as shown in Fig. 24). $\psi_s = 2\psi_B$ Strong inv. (ns=NA)EF-Ei = Ψ_B

Poisson equation :



Surface potential Ψ s is (x=0 $\not\sim \Psi$) (x=1)

$$\Psi_s = \frac{qN_A W^2}{2\varepsilon_s} \tag{9}$$

定義 strong inv.:(W 達Wmax)

$$n_{s}=N_{A} \quad \longleftrightarrow \quad \psi_{s} = 2\psi_{B}$$

$$\mathbb{E}p \quad \Psi_{s}(inv) \approx 2\Psi_{B} = \frac{2KT}{q} \ln[\frac{N_{A}}{n_{i}}] \quad (10)$$
Barrier (Vbi-V)
$$W_{m} = \sqrt{\frac{2\varepsilon_{s}\Psi_{s}(inv)}{qN_{A}}} \approx \sqrt{\frac{2\varepsilon_{s}(2\Psi_{B})}{qN_{A}}} = \sqrt{\frac{4\varepsilon_{s}KT\ln(N_{A}/n_{i})}{q^{2}N_{A}}} \quad (11\&11a)$$
Strong inv.
$$Q_{sc} = -qN_{A}W_{m} \approx -\sqrt{2q\varepsilon_{s}N_{A}(2\Psi_{B})} \quad (12)$$



Figure 5.5. Maximum depletion-layer width versus impurity concentration of Si and GaAs under strong-inversion condition.

Ideal MOS curves (參看 F.6)



最常用之MOS結構(P-Sub)

Figure 5.6.

(*a*) Band diagram of an ideal MOS diode. (*b*) Charge distributions under inversion condition. (*c*) Electric-field distribution. (*d*) Potential distribution.





Figure 5.6ab © John Wiley & Sons, Inc. All rights reserved.



Figure 5.6cd © John Wiley & Sons, Inc. All rights reserved.



Figure 5.7. (*a*) High-frequency MOS *C*-*V* curve showing its approximated segments (dashed lines). Inset shows the series connection of the capacitors. (*b*) Effect of frequency on the *C*-*V* curve.²



١S



Fig. 8.9 High frequency capacitance C_{HF} and low frequency capacitance C_{LF} as functions of gate bias for an *n*-type sample illustrating the parameters needed to graphically extract interface trap level density using the high-low frequency capacitance method. After Wagner and Berglund.⁷

$$\frac{1}{C_{LF}} = \frac{1}{C_{ox}} + \frac{1}{C_s + C_{it}}$$

frequency capacitance measured a ields

$$C_{it} = \left[\frac{1}{C_{LF}} - \frac{1}{C_{ox}}\right]^{-1} - C_s.$$

$$C_s = \left(\frac{1}{C_{HF}} - \frac{1}{C_{ox}}\right)^{-1}.$$

) becomes

$$C_{it} = \left(\frac{1}{C_{LF}} - \frac{1}{C_{ox}}\right)^{-1} - \left(\frac{1}{C_{HF}} - \frac{1}{C_{ox}}\right)^{-1}.$$

$$\underbrace{C_{LF} = \Delta C + C_{HF}}_{(1)}$$

 $C = C_{LF} - C_{HF}$. Substituting (8.23) into (8.22) yields

$$\underline{D_{it}} = \frac{C_{ox}}{q} \left[\left(\frac{1}{\Delta C/C_{ox} + C_{HF}/C_{ox}} - 1 \right)^{-1} - \left(\frac{1}{C_{HF}/C_{ox}} - 1 \right)^{-1} \right]$$

$$= \frac{\Delta C}{q} \left(1 - \frac{C_{HF} + \Delta C}{C_{ox}} \right)^{-1} \left(1 - \frac{C_{HF}}{C_{ox}} \right)^{-1}$$

$$(1 - \frac{C_{HF}}{C_{ox}})^{-1} \left(1 - \frac{C_{HF}}{C_{ox}} \right)^{-1}$$

 C_{it} is related to D_{it} by (8.13). Equation (8.24) from Wagner d^7 is plotted in Fig. 8.8 with

$$D_{it} = D_{ito} \frac{1000}{x_o} \tag{2}$$

Problem

For an ideal metal-SiO₂-Si diode having $N_A = 10^{16}$ cm⁻³ and d = 250 Å, calculate the minimum capacitance on the C-V curve of Fig. 27*a*. The relative dielectric constant of SiO₂ is 3.9.

Solution

$$C_o = \frac{\epsilon_{ox}}{d} = \frac{3.9 \times (8.85 \times 10^{-14})}{250 \times 10^{-8}} = 1.38 \times 10^{-7} \text{ F/cm}^2$$

 $Q_{sc} = -qN_A W_m = -1.6 \times 10^{-19} \times 10^{16} \times (3 \times 10^{-5}) = -4.8 \times 10^{-8} \text{ C/cm}^2.$

We used Fig. 25 for W_m ;

$$\psi_s(\text{inv}) = 2\psi_B = \frac{2kT}{q} \ln \left(\frac{N_A}{n_i}\right) = 0.69 \text{ V}$$

 $V_T = -\frac{Q_{sc}}{C_o} + 2\psi_B = 0.35 + 0.69 = 1.04 \text{ V}$

The minimum capacitance C_{\min} at V_T is

$$C_{\min} = \frac{\epsilon_{ox}}{d + (\epsilon_{ox}/\epsilon_s)W_m} = \frac{3.9 \times (8.85 \times 10^{-14})}{2.5 \times 10^{-6} + (3.9/11.9)3 \times 10^{-5}}$$
$$= 2.8 \times 10^{-8} \text{ F/cm}^2.$$

Therefore, C_{\min} is about 20% of C_o .

Figure 5.8.

Work function difference as a function of background impurity concentration for Al, *n*+-, and *p*+ polysilicon gate materials.

Ideal q Φ ms =0 q Φ ms= q Φ m- q Φ s Al: q Φ m = 4.1eV n+-poly: q Φ m=3.95eV

通常為負 P-Sub,負更多





Figure 5.9. (*a*) Energy band diagram of an isolated metal and an isolated semiconductor with an oxide layer between them. (*b*) Energy band diagram of an MOS diode in thermal equilibrium.



Figure 5.10. Terminology for the charges associated with thermally oxidized silicon.³





In general, acceptor states exist in the upper half of the bandgap and donor states exist in the lower half of the bandgap. An acceptor state is neutral if

the Fermi level is below the state and becomes negatively charged if the Fermi level is above the state.

A donor state is neutral if the Fermi level is above the state and becomes positively charged if the Fermi level is below the state. The charge of the interface states is then a function of the gate voltage applied across the

gate voltage applied across the MOS capacitor.



there is a net posi-tive charge trapped in the donor states.

there is now a net negative charge in the acceptor states.

Figure 10.32 | Energy-band diagram in a p-type semiconductor showing the charge trapped in the interface states when the MOS capacitor is biased (a) in accumulation, (b) at midgap, and (c) at inversion.



Figure 5.12. Effect of a sheet charge within the oxide.² (*a*) Condition for $V_G = 0$. (*b*) Flat-band condition.

Qo:單位面積電荷, Co:單位面積電容

$$V_{FB} = -\mathscr{E}_{o}x_{o} = -\frac{Q_{o}}{\epsilon_{ox}}x_{o} = -\frac{Q_{o}}{C_{o}}\frac{x_{o}}{d}.$$
 (19)
當Q0接近SiO2/Si時 (Xo=d)
$$V_{FB} = -\frac{Q_{o}}{C_{o}}\left[\frac{d}{d}\right] = -\frac{Q_{o}}{C_{o}}.$$
 (20)
若Q0任意分布
$$V_{FB} = -\frac{1}{C_{o}}\left[\frac{1}{d}\int_{0}^{d}x\frac{p(x)}{p(x)}dx\right]$$
 (21)
p(x): volume charge density

得知ρot(x), ρm(x),可求出Qot,Qm對V_{FB}之影響

$$\begin{cases}
Q_{ol} \equiv \frac{1}{d} \int_{0}^{d} x \rho_{ol}(x) dx \quad (22a) \\
Q_{m} \equiv \frac{1}{d} \int_{0}^{d} x \rho_{m}(x) dx \quad (22b) \\
V_{FB} = \phi_{ms} - \frac{Q_{f} + Q_{m} + Q_{ol}}{C_{o}} \cdot + \text{Qit/Cox} \quad (23) \\
\oplus \text{Q時,VFB=\Phims}
\end{cases}$$



Figure 5.13. Effect of a fixed oxide charge and interface traps on the C-V characteristics of an MOS diode.







Figure 5.14 © John Wiley & Sons, Inc. All rights reserved.

Conduction mechanisms in MOS, (a) Direct tunneling (b) Fowler-Nordheim tunneling (c) Thermionic emission (d) Frenkel-Poole emission



Figure 5.15 © John Wiley & Sons, Inc. All rights reserved.

Dielectric Breakdown



Figure 5.16 © John Wiley & Sons, Inc. All rights reserved.

Percolation theory



Figure 5.17 © John Wiley & Sons, Inc. All rights reserved.

Time to breakdown vs oxide field for various thicknesses



Image sensing Signal processing

Figure 5.18. Cross section of a three-phase charge-coupled device.⁴ (*a*) High voltage on \emptyset_2 . (*b*) \emptyset_3 pulsed to a higher voltage for charge transfer.



Figure 5.19 © John Wiley & Sons, Inc. All rights reserved.

CCD charge transfer, (a) three-phase gate bias, (b)clock

Readout mechanisms,







Figure 5.21. Perspective view of a metal-oxide-semiconductor field-effect transistor (MOSFET).















以下推導Io vs VD之general eq.

参考Fig.16 Vo (-Qs/Co=Vo)

$$Q_{s}(y) = -[V_{G} - \psi_{s}(y)]C_{0}$$
(24)

感應在半導體內,單位面積電荷

$$Q_n(y) = Q_s(y) - \underline{Q_{sc}(y)}$$

= $- [V_G - \psi_s(y)]C_o - Q_{sc}(y)$. (25)
 \therefore inv. $\Psi s(y) \sim 2\varphi B + V(y)$

$$Q_{sc}(y) = -qN_A W_m \simeq -\sqrt{2\epsilon_s qN_A [V(y) + 2\psi_B]}.$$
 (26)

Figure 5.23. (a) MOSFET operated in the linear region. (b) Enlarged view of the channel. (c) Drain voltage drop along the channel.



$$\begin{split} \rho_{n}(y) &\simeq - [V_{G} - V(y) - 2\psi_{B}]C_{0} + \sqrt{2\epsilon_{s}qN_{A}}[V(y) + 2\psi_{B}]. \quad (27) \\ \sigma(x) &= qn(x)\mu_{n}(x). \quad (28) \quad p.53 (14) \\ g &= \frac{Z}{L} \int_{0}^{x_{i}} \sigma(x) \, dx = \frac{Z\mu_{n}}{L} \int_{0}^{x_{i}} qn(x) \, dx . \quad (29) \\ g &= \frac{Z\mu_{n}}{L} \mid Q_{n} \mid . \quad (30) \\ dR &= \frac{dy}{gL} = \frac{dy}{Z\mu_{n}} \mid Q_{n}(y) \mid \quad (31) \\ dV &= I_{D}^{f} \, dR = \frac{I_{D} \, dy}{Z\mu_{n}} \mid Q_{n}(y) \mid \quad (32) \end{split}$$

Figure 5.24.

Idealized drain characteristics of a MOSFET. For $V_D \ge V_{Dsat}$, the drain current remains constant.

I_D vs V_D∠general eq.

$$I_D \simeq \frac{Z}{L} \mu_n C_o \left\{ \left[V_G - 2\psi_B - \frac{V_D}{2} \right] V_D - \frac{2}{3} \frac{\sqrt{2\epsilon_s q N_A}}{C_o} \left[(V_D + 2\psi_B)^{3/2} - (2\psi_B)^{3/2} \right] \right\}$$

$$(33)$$



Linear: VD很小時,(33)可化成: $I_D = \frac{Z}{L} \mu_n C_o [(V_G - V_T)V_D - (\frac{1}{2} + \frac{\sqrt{\varepsilon_s q N_A / \Phi_B}}{4C_o})V_D^2]$

$$I_D \simeq \frac{Z}{L} \mu_n C_o (V_G - V_T) V_D \quad \text{for } V_D << (V_G - V_T) \quad (34)$$

:linear relation/線性區

 $\nu_{T} \simeq \frac{\sqrt{2\epsilon_{s}qN_{A}(2\psi_{B})}}{C_{o}} + 2\psi_{B}.$ (35) *For small VD(0.1,0.05), ID vs VG 曲線之切線即為VT

$$g_D \equiv \left. \frac{\partial I_D}{\partial V_D} \right|_{V_G = \text{const}} \simeq \frac{Z}{L} \,\mu_n C_o (V_G - V_T) \tag{36}$$

$$g_m \equiv \left. \frac{\partial I_D}{\partial V_G} \right|_{V_D = \text{const}} \simeq \frac{Z}{L} \,\mu_n C_o \,V_D \,. \tag{37}$$

Sat.*pinch off ≡Qn(L)=0, 令(27)=0得

$$V_{Dsat} \simeq V_G - 2\psi_B + K^2 \left[1 - \sqrt{1 + 2V_G/K^2}\right]$$
 (38)

*(38)代入(33)

$$I_{D \text{ sat}} \simeq \frac{Z \,\mu_n \epsilon_{ox}}{2dL} \left(V_G - V_T \right)^2. \tag{39}$$

$$g_m \equiv \left. \frac{\partial I_D}{\partial V_G} \right|_{V_T - const} = \frac{Z \,\mu_n \,\epsilon_{ox}}{Q_L} \left(V_G - V_T \right). \tag{40}$$



 $g_{D=0}$



Ψs ≈ K(VG-VT) 請參考 p.446, SM Sze, Physics of Semiconductor Devices (大施敏)

where we have used the relation $D_n = \mu_n kT/q$, and *a* is given by Eq. 33. The surface potential ψ_s is related to the gate voltage as follows:^{18,19}

$$\psi_{s} = (V_{G} - V_{FB}) - \frac{a^{2}}{2\beta} \left\{ \left[1 + \frac{4}{a^{2}} (\beta V_{G} - \beta V_{FB} - 1) \right]^{1/2} - 1 \right\}.$$
(41)

$$a \equiv \sqrt{2}(\epsilon_s/L_D)/C_i = 2(\epsilon_s/\epsilon_i)(d/L_D). \qquad (33) \quad \beta = \frac{KT}{q}$$

J. R. Brews, "A Charge-Sheet Model of the MOSFET," Solid State Electron., 21, 345 (1978).
 J. R. Brews, "Subthreshold Behavior of Uniformly and Nonuniformly Doped Long-Channel MOSFET," IEEE Trans. Electron Devices, ED-26, 1282 (1979).

*enhancement mode為主



Figure 5.26. Cross section, output, and transfer characteristics of four types of MOSFETs.

Threshold Voltage Control

$$V_T \simeq V_{FB} + 2\psi_B + \frac{\sqrt{2\epsilon_s q N_A (2\psi_B)}}{C_o} \quad (Qn \uparrow + Qsc)$$
$$= \left[\phi_{ms} - \frac{Q_f}{C_o}\right] + 2\psi_B + \frac{\sqrt{4\epsilon_s q N_A \psi_B}}{C_o} \quad (45)$$

故使用 ion-implant, 改變 Substrate doping,而調VT0

 $\Psi_B \equiv Ei - E_F$

$$\begin{array}{c|c} N_B \uparrow & \mathcal{P} \\ & & n-sub, |\Phi ms | \downarrow \\ p-sub, |\Phi ms | \uparrow \\ & (\Phi ms < 0) \\ & \mathcal{P} VT & \uparrow p-ch \\ & \eta-ch \\ \end{array} \end{array} \begin{array}{c|c} N_B \uparrow & \mathcal{P} \\ & n-sub < 0 \\ p-sub > 0 \\ & \mathcal{P} VT & \uparrow p-ch \\ & \uparrow n-ch \\ \end{array}$$

Figure 5.27.

Calculated threshold voltage of *n*-channel (V_{Tn}) and *p*-channel (V_{Tp}) MOSFETs as a function of impurity concentration, for devices with n^{+} , p^{+} – polysilicon, and mid-gap work function gates assuming zero fixed charge. The thickness of the gate oxide is 5 nm. NMOS, *n*-channel MOSFET; PMOS, p-channel MOSFET.



EXAMPLE 6

For an *n*-channel n^+ -polysilicon-SiO₂-Si MOSFET with $N_A = 10^{17}$ cm⁻³ and $Q_f/q = 5 \times 10^{11}$ cm⁻², calculate V_T for a gate oxide of 5 nm. What is the boron ion dose required to increase V_T to 0.6 V? Assume that the implanted acceptors form a sheet of negative charge at the Si-SiO₂ interface.

SOLUTION From the examples in Section 6.1, we have $C_o = 6.9 \times 10^{-7}$ F/cm², $2\psi_B = 0.84$ W $V_{FB} = -1.1$ V. Therefore, from Eq. 45 (with $V_{BS} = 0$),

$$V_T = V_{FB} + 2\psi_B + \frac{\sqrt{2\varepsilon_s q N_A (2\psi_B)}}{C_o}$$

= -1.1 + 0.84 + $\frac{\sqrt{2 \times 11.9 \times 8.85 \times 10^{-14} \times 1.6 \times 10^{-19} \times 10^{17} \times 0.84}}{6.9 \times 10^{-7}}$

= -0.02 V.

The boron charge causes a flat-band shift of qF_B/C_o . Thus,

$$\begin{split} 0.6 &= -0.02 + \frac{qF_B}{6.9 \times 10^{-7}}, \\ F_B &= \frac{0.62 \times 6.9 \times 10^{-7}}{1.6 \times 10^{-19}} = 2.67 \times 10^{12} \ \mathrm{cm}^{-2}. \end{split}$$

MPLE 7

For an *n*-channel field transistor with $N_A = 10^{17}$ cm⁻³ and $Q_f/q = 5 \times 10^{11}$ cm⁻², calculate V_T for a gate oxide (i.e., the field oxide) of 500 nm.

SOLUTION $C_o = \varepsilon_{ox} / d = 6.9 \times 10^{-9} \text{ F/cm}^2$. From Exs. 2 and 3, we have $2\psi_B = 0.84 \text{ V}$, and $V_{FB} = -1.1 \text{ V}$. Therefore, from Eq.45 (with $V_{BS} = 0$)

$$V_T = V_{FB} + 2\psi_B + \frac{\sqrt{2\varepsilon_s q N_A (2\psi_B)}}{C_o}$$

= -1.1 + 0.84 + $\frac{\sqrt{2 \times 11.9 \times 8.85 \times 10^{-14} \times 1.6 \times 10^{-19} \times 10^{17} \times 0.84}}{6.9 \times 10^{-9}}$
= 24.12 V.



Figure 5.28. Cross section of a parasitic field transistor in an *n*-well structure.

若 Substrate 加反向偏壓 VBS



Figure 5.29. Threshold voltage adjustment using substrate bias.

